

# Bitland Confidential


## V200HR M/B Schematics Document

[www.aitech1.ru](http://www.aitech1.ru)

2012-2-28


REV:1.2

<b>BITLAND</b> Bitland Information Technology Co., Ltd. Notebook R&D Division	
Title <b>Cover Page</b>	
Size A3	Document Number <b>BM5198</b>
Date: Thursday, March 01, 2012	Rev 1.2
Sheet 1 of 46	





# SANDYBRIDGE 2C BGA PROCESSOR (DMI,DP,PEG,FDI)



D

C

B


A


D

C

B

A


















CFG2 1:(Default) Normal Operation; Lane # definition matches socket pin map definition  
CFG2 0: Lane Reversed


CFG4 1:(Default) Disabled; No Physical Display Port attached to Embedded Display Port  
CFG4 0: Enabled; An external Display Port device is connected to the Embedded Display Port

CFG16: 5]  
11: (Default) x16 - Device 1 functions 1 and 2 disabled  
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled  
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)  
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled

CFG7 1: (Default) PEG Train immediately following xxRESETB de assertion  
CFG7 0: PEG Wait for BIOS for training













PCI-E Port Table

Port	Function
Port1	Un-used
Port2	Un-used
Port3	LAN
Port4	Un-used
Port5	WLAN
Port6	Un-used
Port7	Un-used
Port8	Un-used


PCIE5~8 disabled for HM70---11/21














DMI Termination Voltage

NV_CLE	Set to Vss when LOW
	Set to Vcc when HIGH

Danbury Technology  
Disabled when Low  
Enabled when High


USB PORT	Function	OC pin
PORT-0	Ext. Port USB2.0	OC#01
PORT-1	Ext. Port USB2.0	
PORT-2	Ext. Port USB2.0	OC#02
PORT-3	Ext. Port USB2.0	
PORT-4	For docking	
PORT-5		
PORT-6		
PORT-7		
PORT-8		
PORT-9		
PORT-10	WLAN	
PORT-11		
PORT-12		
PORT-13		











www.aitech1.ru













474146\_474146\_Panther\_Point\_EDS\_Rev1\_5 page280  
HDMI includes three separate communications channels: TMDS, DDC, and the optional CEC (consumer electronics control) (not supported by the PCH).






















[www.aitech1.ru](http://www.aitech1.ru)















[www.aitech1.ru](http://www.aitech1.ru)




Note 1 : Since all GPIO belong to VSTBY power domain, and there are some special considerations below:  
 (1) If it is output to external VCC derived power domain circuit, this signal should be isolated by a diode such as KBRSTW and GA20.  
 (2) If it is input from external VCC derived power domain circuit, this external circuit must consider not to float the GPIO input.


Note 2 :  
 (1) Each input pin should be driven or pulled.  
 (2) Each output-drain output pin should be pulled.




HUB TO TV




	HDMI	DisplayPort
1	TMDS D2+	ML_Lane0+
2	GND Shield	GND
3	TMDS D2-	ML_Lane0-
4	TMDS D1+	ML_Lane1+
5	GND Shield	GND
6	TMDS D1-	ML_Lane1-
7	TMDS D0+	ML_Lane2+
8	GND Shield	GND
9	TMDS D0-	ML_Lane2-
10	TMDS CLK+	ML_Lane3+
11	GND Shield	GND
12	TMDS CLK-	ML_Lane3-
13	CEC	GND
14	Reserved	GND
15	SCL	AUX_CH+
16	SDA	GND
17	DDC/CEC GND	AUX_CH-
18	+5V Power	H.P. Detect
19	H.P. Detect	DP_PWR Return
20		DP_PWR








阻值更改: 51k---4.7k



ADAPT\_OUVP=1/9\*AD+  
Input OVP : 26.6V  
Input UVP : 21.4V













R140	0	NA	100k	VCC
Fsw	300kHz	500kHz	600kHz	1M



		VID1	VID0
Vout1	0.675V	1	1
Vout2	0.725V	0	1
Vout3	0.8V	1	0
Vout4	0.9V	0	0







ULV GT1  
VID1=1.24V  
IccMax=18A  
Icc\_Dyn=13A  
Icc\_TDC=12A  
R\_LL=4.6m ohm

ULV 17W CPU  
VID1=0.9V  
IccMax=33A  
Icc\_Dyn=28A  
Icc\_TDC=21.5A  
R\_LL=2.9m ohm













H5 H6 H12 H19 FOOTPRINT change to hole\_98x126




**HOLE/MARK**




**SATA\_LED**

(white)



Change to 300



## Voltage Rails

Power Plane	Description	S1	S3	S5
DC_IN	Adapter power supply (19V)	N/A	N/A	N/A
DCBATOUT	AC or battery power rail for power circuit.	N/A	N/A	N/A
+V_CORE	Core voltage for CPU	ON	OFF	OFF
+0_75V	0_75VRUN LDO power rail for DDR terminator	ON	OFF	OFF
+1_05VRUN	1.05V switched power rail	ON	OFF	OFF
+5VRUN	5V switched power rail	ON	OFF	OFF
+1_5VSUS	1.5V power rail for DDR	ON	ON	OFF
+1_5VRUN	1.5V switched power rail	ON	OFF	OFF
+1_8VRUN	1.8V power rail for system	ON	OFF	OFF
+1_5V_CPU	1.5V switched power rail	ON	OFF	OFF
+1.05V_VCCP	VCCP switched power rail	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3VSUS	3.3V power rail for SB	ON	ON	OFF
+3V_LAN	3.3V power rail for LAN	ON	ON	OFF
+3VRUN	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VSUS	5V switched power rail	ON	ON	OFF
PEX_VDD	PEX LDO power rail	ON	OFF	OFF
+RTCVCC	RTC power	ON	ON	ON
+VCCSA	SA voltage for CPU	ON	OFF	OFF

Note : ON\* means that this power plane is ON only with AC power available, otherwise it is OFF.

## External PCI Devices

Device	IDSEL#	REQ#/GNT#	Interrupts
--------	--------	-----------	------------

## EC SM Bus1 address

Device	Address	Device	Address
Smart Battery	0001 011X b	ADI ADT7421	1001 100X b
MEDIA CONSOLE	1010 000X b	NB9M THERMAL SENSOR	

## HM55 SM Bus address

Device	Address
Clock Generator (SLG8SP587V)	1101 001Xb
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb

STATE \ SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+V*ALW	+V*SUS	+V*RUN	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)	LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

## Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	VAD_BID min	VAD_BID typ	VAD_BID max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

## BOARD ID Table

Board ID	PCB Revision
0	0.1
1	1.0
2	1.1
3	1.2
4	1.3
5	
6	
7	

VER1.1----2/9

- 1, Q34 NC; R74 上件----WLAN LED Low active
  - 2, RT8241DZQW 改为 RT8241F----for Vccsa
  - 3, SATA---G1、G2 的螺丝加丝印位置; Docking----Pin129,、130 的螺丝加丝印位置
  - 1101-00102 SATA 连接器螺丝
  - 1101-00034 Docking 螺丝
  - 4, R176 上件, 要 enable
  - 5, HDMI Data0 和 2 交换
  - 6, VT1705 换为 ALC662; R337 改为 20K
  - 7, C334、C325 NC;
  - 8, PR78=7.68k 改成 15k; PR135=22K 改成 44K---Power 要求, 修改 OCP
  - 9, 装配图中 C294 与 C290 位置对调---layout 装配图错误, 需修改
  - 10, 工厂建议 USB 接口改 SMT, 将 USB 插件孔加大, 比元件脚大 0.1~0.2mm 左右,
  - 11, LVDS disable: R319 NC, R320 上件; L2 NC, PR191 上件, 删除 C360、C373、C378
  - 12, 删除 PJ 点
  - 13, TCL 要求: 在 PC 盒增加两路 USB 信号输入 (1 路给遥控接收, 1 路预留给 WiFi)
  - 14, change clk\_RUN# to ec 77pin
- EMI 修改:
- 1, 增加 R603
  - 2, HDMI 预留 bridge
  - 3, HDMI DDC & DET 预留 100pF 到地
  - 5, HDMI 上 900hm common choke
  - 6, 在 USB 连接器 CN18/CN19/CN20/CN21 端的 USB 的差分线预留 bypass 电容位置, 正负各留一颗。

VER1.2-----2/28

- 1, 删除 LAN switch 部分线路, 删除 120PIN 的 15、16、17、18 脚 (connect to TV LAN)
- 2, 保留 100M 的 LAN (120PIN 的 22、23、24、25 脚), 1000M 的 LAN 不做预留了。
- 3, 删除 120PIN 的 80 脚 LED\_2\_LAN
- 4, 将 WIFI 插座的 wlan\_en 脚连到 120PIN 的 106 脚
- 5, 删除 usb hub 部分线路 (删除 120PIN 的 27、28、87、88 脚 PC USB SW TO TV HUB), 将 4 路 USB 信号直接进 PC 的 pch